

# EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

58

PUBLICATION NUMBER : 62154779  
 PUBLICATION DATE : 09-07-87

APPLICATION DATE : 27-12-85  
 APPLICATION NUMBER : 60292652



APPLICANT : HITACHI LTD;

INVENTOR : IWABUCHI MASATO;


INT.CL. : H01L 27/10 H01L 27/06

TITLE : SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

(A)



(C)



**ABSTRACT :** PURPOSE: To improve operation speed in a semiconductor integrated circuit comprising bipolar transistors, by differentiating the thicknesses of an epitaxial layer at transistor forming regions in correspondence with desired transistor characteristics.

CONSTITUTION: The thickness of an epitaxial layer 3 at each transistor forming region is made different in correspondence with the characteristics of the desired transistor. For example, an N<sup>+</sup> type embedded layer 2 is formed on a P-type single crystal silicon substrate 1. Then, an N<sup>+</sup> type epitaxial layer 3 is formed. Thereafter, a silicon nitride film 4 is formed on the entire surface. The silicon nitride film 4 at the surface of a part such as a memory cell part MC, where the epitaxial layer is made thin, is selectively removed. Then, thermal oxidation is performed, and an silicon oxide film 5 is formed. Thereafter, the silicon oxide film 5 on the surface of the memory cell part MC is selectively removed. Thus, the epitaxial layer 3, which has the different thicknesses at the memory part MC and a peripheral circuit part PR, is formed. On this epitaxial layer 3, transistors, which have the different distances between the base regions and the N<sup>+</sup> type embedded layer 2, are formed.

COPYRIGHT: (C)1987,JPO&Japio

- Dimension control  
 + thermal Oxidation  
 +  
 Select. Etching of  
 Oxidized layer

**BEST AVAILABLE COPY**